

RISCV Instructions (RV64IMFD)

v210622

Instruction coding (hexadecimal)	Instruction	Example	Register operation	Meaning
33+0+00/3b+0+00	add	add/addw x_5, x_6, x_7	$x_5 \leftarrow x_6 + x_7$	Add two operands; exception possible (addw**)
33+0+20/3b+0+20	subtract	sub/subw x_5, x_6, x_7	$x_5 \leftarrow x_6 - x_7$	Subtracts two operands; exception possible (subw**)
13+0+imm/1b+0+imm	add immediate	addi/addiw $x_5, x_6, 100$	$x_5 \leftarrow x_6 + 100$	Add a constant ; exception possible (addiw**)
33+0+01/3b+0+01	multiply	mul/mulw x_5, x_6, x_7	$x_5 \leftarrow x_6 * x_7$	(signed/word) Lower 64 bits of 128-bits product (mulw**)
33+0+01+01	multiply high	mulh x_5, x_6, x_7	$x_5 \leftarrow x_6 * x_7$	Higher 64bits of 128-bits product
33+4+01/3b+4+01	division	div/divw x_5, x_6, x_7	$x_5 \leftarrow x_6/x_7$	(signed/word) division (divw**)
33+6+01/3b+6+01	reminder	rem/remw x_5, x_6, x_7	$x_5 \leftarrow x_6 \% x_7$	Reminder of the division (remw**)
33+2+0/33+3+0	set on less than	slt/sltu x_5, x_6, x_7	if ($x_6 < x_7$) $x_5 \leftarrow 1$; else $x_5 \leftarrow 0$	(signed/unsigned) compare x_6 and x_7 (less than)
13+2+imm/13+3+imm	set on less than immediate	slti/slти $x_5, x_6, 100$	if ($x_6 < 100$) $x_5 \leftarrow 1$; else $x_5 \leftarrow 0$	(signed/unsigned) compare x_6 and 100 (less than)
33+7+0/33+6+0/33+4+0	and / or / xor	and/or/xor x_5, x_6, x_7	$x_5 \leftarrow x_6 \& x_7 / x_6 x_7 / x_6^x x_7$	Logical AND/OR/XOR
13+7+imm/13+6+imm/13+4+imm	and/or/xor immediate	andi/ori/xori $x_5, x_6, 100$	$x_5 \leftarrow x_6 \& 100 / x_6 100 / x_6^x 100$	Logical AND/OR/XOR register, constant
33+1+0/3b+1+0	shift left logical	sll/sllw x_5, x_6, x_7	$x_5 \leftarrow x_6 \ll x_7$	Shift left by register (sllw**)
13+1+imm/1b+1+imm	shift left logical immediate	slli/slliw $x_5, x_6, 10$	$x_5 \leftarrow x_6 \ll 10$	Shift left by the immediate value (slliw**)
33+5+0/3b+5+0	shift right logical	srl/srlw x_5, x_6, x_7	$x_5 \leftarrow x_6 \gg x_7$	Shift right by register (srlw**)
13+5+imm/1b+5+imm	shift right logical immediate	srai/srliw $x_5, x_6, 10$	$x_5 \leftarrow x_6 \gg 10$	Shift left by immediate value (srliw**)
33+5+20/3b+5+20	shift right arithmetic	sra/sraw x_5, x_6, x_7	$x_5 \leftarrow x_6 \gg x_7$ (arith.)	Shift right by register (sign is preserved) (sraw**)
13+5+imm/1b+5+imm	shift right arithmetic immediate	srai/sraiw $x_5, x_6, 10$	$x_5 \leftarrow x_6 \gg 10$ (arith.)	Shift right by immediate value (sraiw**)
03+3+imm/03+2+imm/03+0+imm	load dword / word / byte	ld/lw/lb $x_5, 100 \text{ (} x_6 \text{)}$	$x_5 \leftarrow \text{MEM}[x_6+100]$	Data from memory to register
03+6+imm/03+4+imm	load word / byte unsigned	lwu/bu $x_5, 100 \text{ (} x_6 \text{)}$	$x_5 \leftarrow \text{MEM}[x_6+100]$	Data from mem. To reg.; no sign extension (lwu**)
23+3+imm/23+2+imm/23+0+imm	store dword / word / byte	sd/sw/sw $x_5, 100 \text{ (} x_6 \text{)}$	$\text{MEM}[x_6+100] \leftarrow x_5$	Data from register to memory (sw**)
37+imm[31:12] (no funct3)	load upper immediate	lui $x_5, 0x12345$	$x_5 \leftarrow 0x1234'5000$	Load most significant 20 bits
PSEUDOINSTRUCTION	load address	la x_5, var	$x_5 \leftarrow \&\text{var}$	(PSEUDO INST.) REAL: lui x5,H20 (&var);ori x5, L12 (&var) INST. (H20=high 20 bit of &var; L12=low 12 bits of &var)
6f+imm[31:12] (rd=0)	jump/branch	j/b label	$\text{PC} \leftarrow \text{off}$ (off=PC-&label) (PS.INST.)	REAL INST.: jal x0,offset/beq x0,x0,offset
6f+0+imm[11:0] (rs1=rs2=0)	jump and link (offset)	jal label	$x_1 \leftarrow (\text{PC}+4);\text{PC} \leftarrow \text{offset}$ (PS.INST.)	REAL INST.: jal x1,offset (offset=PC-&label)
67+0+imm (rd=0,rs1=1)	return from procedure	Ret	$\text{PC} \leftarrow x_1$ (PSEUDO INST.)	REAL INST.: jalr x0,0 (x1)
67+0+imm	jump and link register	jalr $x_1, 100 \text{ (} x_5 \text{)}$	$x_1 \leftarrow (\text{PC}+4);\text{PC}=x_5+100$	Procedure return; indirect call
63+0+(imm/2)/63+1+(imm/2)	branch on equal / not-equal	beq/bne $x_5, x_6, 100$	if ($x_5 = != x_6$) $\text{PC} = \text{PC}+100$	Equal / Not-equal test; PC relative branch
73+0+0 (rs1=0,rs2=0,rd=0)	ecall	Ecall	$\text{SEPC} \leftarrow \text{PC};\text{PC} \leftarrow \text{STVEC};\text{save PL/IE};\text{PL}=1;\text{IE}=0$	Call OS (service number in a7); PL= privilege lev; IE=int.en.
73+0+8 (rs1=0,rs2=2,rd=0)	sret	Sret	$\text{PC} \leftarrow \text{SEPC};\text{restore PL/IE}$	Exit supervisor mode; PL= privilege lev; IE=int.en.
PSEUDOINSTRUCTION	move	mv x_5, x_6	$x_5 \leftarrow x_6$	(PSEUDO INST.) REAL INST.: add x5,x0,x6
PSEUDOINSTRUCTION	load immediate	li $x_5, 100$	$x_5 \leftarrow 100$	(PSEUDO INST.) REAL INST.: addi x5,x0,100
PSEUDOINSTRUCTION	no operation (nop)	nop	do nothing	(PSEUDO INST.) REAL INST.: addi x0,x0,0
53+0+{0,1}/53+0+{4,5}	floating point add/sub	fadd/fsub.{s,d} f_0, f_1, f_2	$f_0 \leftarrow f_1+f_2 / f_0 \leftarrow f_1-f_2$	Single or double precision add / subtract
53+0+{8,9}/53+0+{c,d}	floating point multiplication/division	fmul/fdiv.{s,d} f_0, f_1, f_2	$f_0 \leftarrow f_1*f_2 / f_0 \leftarrow f_1/f_2$	Single or double precision multiplication/ division
PSEUDOINSTRUCTION	floating point move between f-reg	fmv.{s,d} f_0, f_1	$f_0 \leftarrow f_1$ (PSEUDO INST.)	REAL INST.: fsgnj.{s,d} f0,f1,f1
PSEUDOINSTRUCTION	floating point negate	fneg.{s,d} f_0, f_1	$f_0 \leftarrow -f_1$ (PSEUDO INST.)	REAL INST.: fsgnjn.{s,d} f0,f1,f1
PSEUDOINSTRUCTION	floating point absolute value	fabs.{s,d} f_0, f_1	$f_0 \leftarrow f_1 $ (PSEUDO INST.)	REAL INST.: fsgnjx.{s,d} f0,f1,f1
53+0/1/2+{50,51}	floating point compare	fle/flt/feq.{s,d} x_5, f_0, f_1	$x_5 \leftarrow (f_0 < f_1)$	Single and double: compare f_0 and $f_1 <=, <, ==$
53+0+{70,71} (rs2=0)	move between x (integer) and f reg	fmv.x.{s,d} x_5, f_0	$x_5 \leftarrow f_0$ (no conversion)	Copy (no conversion)
53+0+{78,79} (rs2=0)	move between f and x reg	fmv.{s,d}.x f_0, x_5	$f_0 \leftarrow x_5$ (no conversion)	Copy (no conversion)
7+2+imm/27+2+imm	load/store floating point (32bit)	f1w/fsw $f_0, 0 \text{ (} x_5 \text{)}$	$f_0 \leftarrow \text{MEM}[x_5] / \text{MEM}[x_5] \leftarrow f_0$	Data from FP register to memory
7+3+imm/27+3+imm	load/store floating point (64bit)	f1d/fsd $f_0, 0 \text{ (} x_5 \text{)}$	$f_0 \leftarrow \text{MEM}[x_5] / \text{MEM}[x_5] \leftarrow f_0$	Data from FP register to memory
63+7+21(rs2=0)/53+7+20(rs2=0)	convert to/from double from/to single	fcvt.d.s/fcvt.s.d f_0, f_1	$f_0 \leftarrow (\text{double})f_1 / f_0 \leftarrow (\text{single})f_1$	Type conversion
53+7+{60,61} (rs2=0)	convert to integer from {single,double}	fcvt.w.{s,d} x_5, f_0	$x_5 \leftarrow (\text{int})f_0$	Type conversion
53+7+{68,69} (rs2=0)	convert to {single,double} from integer	fcvt.{s,d}.w f_0, x_5	$f_0 \leftarrow (\{\text{single},\text{double}\})x_5$	Type conversion
53+0+{2c,2d} (rs2=0)	square root	fsqrt.{s,d} f_0, f_1	$f_0 \leftarrow \text{square root of } f_1$	Single or double square root
53+0/1/2+{10,11}	sign injection	fsgnj/jn/jx.{s,d} f_0, f_1, f_2	$f_0 \leftarrow \text{sgn}(f_2)f_1 / -\text{sgn}(f_2)f_1 / \text{sgn}(f_2)f_1$	Extract the mantissa and exp. from f_1 and sign from f_2

Register Usage

Register	ABI Name	Usage
x10-x11	a0-a1	arguments and results
x9, x18-x27	s1, s2-s11	Saved
x5-7, x28-x31	t0-t2, t3-t6	Temporaries
x12-x17	a2-a7	Arguments

Register	ABI Name	Usage
x0	zero	The constant value 0
x8, x2	s0/fp, sp	frame pointer, stack pointer
x1, x3	ra, gp	return address, global pointer
x4	tp	thread pointer

Register	ABI Name	Usage
f10-f11	fa0-fa1	Argument and Return values
f8-f9, f18-f27	fs0-fs1, fs2-fs11	Saved registers
f0-f7, f28-f31	ft0-ft7, ft8-ft11	Temporaries registers
f12-17	fa2-fa7	Function arguments

Service Name	Serv.No.(a7)	INPUT Arguments	OUTPUT Arguments
read float	6	---	fa0=float
read double	7	---	fa0=double
read string	8	a0=address of input buffer, a1=max chars to read	---
shrk	9	a0=Number of bytes to be allocated	a0=pointer to allocated memory
exit	10	---	---