

New Parallel Programming Models

Siena, 9-13 Feb. 2009

Osman S. UnsalAdrian Cristal

BSC – Computer Architecture for Programming Paradigms Group

Tentative course schedule

- • MON 9/2: 9:00-->12:00
	- Introduction to Computer Architecture
	- Why is parallel programming so important now?
	- Basic TM concepts
- \bullet TUE 10/2: 9:00-->12:00
	- STM and HTM
	- TM Issues: I/O, privatization, failure atomicity
- • WED 11/2: 10:00-->12:00 + 14:00-->16:00
	- Lab exercise I (working with Intel STM Compiler)
- \bullet THU 12/2: 10:00-->12:00 + 14:00-->17:00
	- Lab exercise II (writing TM applications)
- \bullet FRI 13/2: 9:00-->12:00
	- –Discussion on other emerging programming models

 \mathfrak{p}

BSC- Microsoft Research

Centre

- –Wrap-up
- –Quiz?

Where do we stand?

 \bullet Disclaimer: We will make a best effort at being impartial and not favoring HW over SW. BUT our background ismore on HW.

Computation Evolution

- •1854: Boolean Algebra by G. Boole
- •1904: Diode vacuum tube by J.A. Fleming
- •1938: Boolean Algebra and Electronics Switches,by C. **Shannon**

4

BSC: Microsoft Research

Centre

- •1946: ENIAC by J.P. Eckert and J. Mauchly
- •1945: Stored program by J.V. Neuman
- •1949: EDSAC by M. Wilkes
- •1952: UNIVAC I and IBM 701

Eniac

Eniac, 1946, Moore School18000 vacuum tubes, 70000 resistors and 5 million soldered joints.Consumed 140 Kilowatts.It was 8 by 3 by 100 feet and weighted more than 30 tons.

It could do 5000 additions and 360 multiplications per second.

Technological Achievements

- • **Transistor (Bell Labs, 1947)**
	- **DEC PDP-1 (1957)**
	- **IBM 7090 (1960)**
- • **Integrated circuit (1958)**
	- **IBM System 360 (1965)**
	- –**DEC PDP-8 (1965)**
- • **Microprocessor (1971)**
	- **Intel 4004**

6

BSC: Microsoft Research

Centre

Technology Trends: Microprocessor Capacity

BSC- Microsoft Research

Centre

2X transistors/Chip Every 1.5 yearsCalled "Moore's Law"

Microprocessors have become smaller, denser, and more powerful.Not just processors, bandwidth, storage, etc

Gordon Moore (co-founder of Intel) predicted in 1965 that the transistor density of semiconductor chips would double roughly every 18 months.

7

Computer Architecture is

- \bullet About the interface between what technology can provide and what the people/market demand
- At that interface we have our design point:
	- –**Reliability**
	- –Availability
	- –**Cost**
	- –Power
	- –**Performance**

Yale Patt, University of Austin at Texas

Processor Organization: Basic Concepts

Pipeline (H. Ford)

Program Dependences

 \bullet Data dependences

a
$$
R_i := \dots
$$

b $\uparrow \qquad \qquad \searrow$ $\therefore R_i$ op R_j
c $R_i := \dots$

 \bullet Control dependencies

.

Superscalar Processor

Fetch of multiple instructions every cycle.Rename of registers to eliminate added dependencies.Instructions wait for source operands and for functional units.Out- of -order execution, but in order graduation. Predict branches and speculative execution

J.E. Smith and S.Vajapeyam.¨Trace Processors…¨ IEEE Computer.Sept. 1997. pp68-74.

Superscalar Processors

• Out of order (IPC <= 3)

Processor-DRAM Gap (latency)

14

BSC: Microsoft Research

Centre

Cache Memories

- • Definition:
	- Small and fast memory between the CPU and main memory.

•Objetive:

- To reduce the access time for instructions and data.
- \bullet Feasibility:
	- Temporal and spatial locality of the programs.

The memory hierarchy has an importantrole towards efficiency

Latencies and Pipelines

Fast Core: High Frequencies

- Deep pipelines
- Layered microarchitecture
- Dataflow design, minimum control logic
- Leverage Out-of-Order resiliency
- Aggressive clock distribution

Processor Evolution

Intel: Microprocessor Evolution

19

Frequency and Performance Advances

Process Scaling

- •**Power = ¹/² C V² ^F**
- **On each silicon process step (every 2 yrs)**
	- –**Capacitance decreases: 0.7x**
	- **Holland** and the control **Supply voltage decreases: 0.9x**
	- **Holland** and the control **Frequency increases: 1.4x**
	- –**Area improves: 0.5x**
	- **Holland** and the contract of **Power: 0.7 * 0.9² * 1.4 = 0.8x**
		- **for the same number of transistors**
	- **Holland** and the contract of **2x transistors => 0.8 * 2 = 1.6x power**

Power is increasing at the rate of 1.6x every 2 years

Technology Outlook

Shekhar Borkar, Micro37, P

<u>intel Distinguished Lecture</u> ZUU,

2001 - Pentium® 4 Processor

Introduced November 20, 2000

@1.5 GHz core, 400 MT/s bus **42 Million 0.18u transistors**

August 27, 2001

int

@2 GHz, 400 MT/s bus 640 SPECint_base2000* 704 SPECfp_base2000*

INTEL DISTINGUISHED LECTU ZUU

2002 - Pentium® 4 Processor

November 14, 2002

@3.06 GHz, 533 MT/s bus

1099 SPECint base2000* 1077 SPECfp_base2000*

55 Million 130 nm process

Right-hand Turn

- \bullet **Moore´s law enables doubling of transistors on chip every 18 months, increasing clock speed as well. However**
	- $\mathcal{L}_{\mathcal{A}}$, where $\mathcal{L}_{\mathcal{A}}$ is the set of the **Increase of clock speed is slowing down**
	- $\!-$ Diminiching nertormance gain ner linit ϵ **Diminishing performance gain per unit area for single core design**
	- $\mathcal{L}_{\mathcal{A}}$, where $\mathcal{L}_{\mathcal{A}}$ is the set of the **Increase performance by replicating cores**
	- $\mathcal{L}_{\mathcal{A}}$, where $\mathcal{L}_{\mathcal{A}}$ is the set of the **Doubling the number of cores on chip ever 18 months, maybe a new law?**
- **Why should we care?**
	- $\mathcal{L}_{\mathcal{A}}$ **Power density**
	- $\mathcal{L}_{\mathcal{A}}$, where $\mathcal{L}_{\mathcal{A}}$ is the set of the **Additional transistors just waste Watts**
- **Enter chip multiprocessors**
	- No more increase in singl **No more increase in single-core performance!**

27

Centre

Some Examples of CMP

Microsoft/IBM Xbox360 (3 cores)

Sony/IBM/Toshiba Cell (9 cores)

Sun Niagara (8 cores)

AMD's Next Generation Processor Technology

- Up to 4 DP FLOPS/cycle
- Dual 128-bit SSE dataflow
- · Dual 128-bit loads per cycle
- Bit Manipulation extensions (LZCNT/POPCNT)
- SSE extensions (EXTRQ/INSERTQ, MOVNTSD/MOVNTSS)

Ideal for 65nm SOI and beyond

Enhanced Direct Connect Architecture and Northbridge

- Four ungangable x16 HyperTransport™ links (up to 5.2GT/sec)
- Enhanced crossbar
- Next-generation memory support
- FBDIMM when appropriate
- Enhanced power management and RAS

AMDA

The AMD Opteron™ CMP NorthBridge Architecture, Now and in the Future

Intel´s Petaflop chip

Example Mesh

The key technologies of this first Tera-scale Research Prototype are a mesh interconnect (left) and support for 3D stacked memory (above).

- •80 processors in a die of 300 square mm.
- •Terabytes per second of memory bandwidth
- • Note: The barrier of the Teraflops was obtained by Intel in 1991 using 10.000 Pentium Pro processors contained in more than 85 cabinets occupying 200 square meters \odot
- •This will be possible soon

Intel 80-core chip

- •First many-core silicon prototype
- –80 special purpose processor cores configured as a 2D mesh (8 x 10)
- \bullet Tapeout Q2'06
	- –Tiled processor architecture
	- –Scalable on-die interconnect fabric
- –Memory bandwidth 3D stacking
- –Dynamic power management

Intel 80-core chip

•Array of 80 tiles

- –Each tile has a compute element and router reusedfrom earlier projects
- –Tiling simplifies the implementation
- –Total die size: 300mm2
- –Transistor count: **100M**
- –Frequency: **5 GHz**
- \bullet **Power efficiency**
	-
- •**Mapped applications**
- –LINPACK routines using dedicated ISA

Intel 80-core chip

3D Face-to- Face Stacking

Technology

- Prototype SRAM with **face-to-face 3D die** stacking
- Memory bit density: 210 KBytes/tile
- 80 tiles in 13.75x22mm for 16 MB total

Bandwidth

- 40 GB/s/tile at 5 GHz, full duplex
- Aggregate **3.2 TB/s**

Cell processor architecture

Hybrid SMP-cluster parallel systems

 \bullet Most modern high-performance computing systems areclusters of SMP nodes (performance/cost trade-off)

39

BSC: Microsoft Research

Centre

- • Programming models allow to specify:
	- –How computation is distributed?
	- $-$ HOW data is distributed and not How data is distributed and how is it accessed?
	- –How to avoid data races?

Increasing Complexity of

Programming

Serial Code

real*4 X(400)do 10 i=1,400 $X(i)=i$ 10 continue $S=0$ do 30 i=1,400 $S=S+X(i)$ 30 continuewrite(6,*) '1+...+400=',Sstopend

parameter(n=400,np=4) parameter(masterpid=0) $real*4$ $X(400)$ integer to_p,from_p,tag,mypid,pnumcall MPI $\overline{init}(4)$ call MPI_comm_rank(MPI_COMM_WORLD,mypid) call MPI_comm_size(MPI_COMM_WORLD,pnum)if(mypid.eq.masterpid) then $ddo 10 = 1,400$ $X(i)=i$ 10 continue do 20 to_p=1,3tag=0 call MPI_send(X(100*to_p+1),100,MPI_REAL,to_p,tag,MPI_COMM_WORLD)20 continueelse from_p=0tag=0 call MPI_recv(X(1),100,MPI_real,from_p,tag,MPI_COMM_WORLD,idummy)endif S=0 do 30 i=1,100 $S=S+X(i)$ 30 continue if(mypid.ne.masterpid) thento $p=0$ tag=1 call MPI_send(S,1,MPI_REAL,to_p,tag,MPI_COMM_WORLD)else do 40 from_p=1,3tag=1 call MPI_recv(SS,1,MPI_REAL,from_p,tag,MPI_COMM_WORLD,idummy)S=S+SS 40 continue write(6,*)'1+..+400=',Sendif call MPI_barrier(MPI_COMM_WORLD)call MPI_finalize stop end**BSC:** Microsoft Research Centre 40

MPI

A new wall is on the horizon

- •Programmer productivity problem
- How to program 100s of cores on chip efficiently? \bullet
- If not prepared today, we will hit a productivity wall (we were •unprepared and hit another wall, *power density,* in single cores)
- \bullet All those cores will only make sense if they can be used efficiently

41

BSC: Microsoft Research

Centre

- Intel, AMD, Microsoft, … are more concerned than you think
- This is a big gamble!!!
- •Lock-based programming is highly problematic
- • Transactional Memory is a promising solution
	- Context: Shared memory CMPs

Top-down Architecture

- • Top-down architecture, include:
	- Application
	- Debugging
	- Programming models
	- Programming languages
	- Compilers
	- Operating Systems
	- Runtime environment

As design drivers

What is Transactional Memory (TM) ?

- • TM optimistically runs transactions in parallel, in the hope that they do not perform conflicting memory accesses.
- \bullet If the transactions do not conflict then the optimism has paid off.
- • If transactions do attempt conflicting accesses, then the TM must delay or abort the work of one or the other.
- • The partial effects of aborted transactions are "rolled back" before they are re-executed .

Why is TM attractive?

- • Consider a concurrent FIFO implementation.
	- –One thread can enqueue items at the tail of the queue while at the same time
	- –Another thread can dequeue items from the head of the queue
- •Simple problem, right?
- • Solving this problem with locks efficiently is quite difficult (Michael and Scott 1996)
- \bullet Solutions to such simple problems with fine-grained locking are considered difficult enough to be publishable results!

Why is TM attractive? (cont.)

```
class Queue {
QNode head;
 QNode tail;
 public enq(Object x) {
    atomic {
      QNode q = new QNode(x);
      q.next = head;
      head = q;
    }}
```
...

}

•**Implementing a concurrent FIFO using TM is trivial**

Transaction Execution

- •The TM system lets different threads to execute the atomic regions speculatively.
- The TM system guarantees:
	- Atomicity all tentative memory changes become visible to the other threads simultaneously at the time when a transaction commits.
	- **Isolation** while transaction executes the tentative memory updates are not visible by the other threads.

Transactions vs. Locks**Transactions**

- Non-blocking synchronization
- •Deadlock free
- Composable
- \bullet Easy programmable
- \bullet Efficiency of fine grain **locks**

Locks

- \bullet Blocking synchronization
- •Deadlock risk
- \bullet Non-composable
- • Coarse grain locks limit TLP
- Fine grain locks are difficult to program

Slide 47

Hardware Transactional Memory

- Implementation on top of caches and coherency protocol.
- •Examples: TCC [ISCA2004], LogTM [HPCA2006]
- •Advantages:

•

- very fast
- strong isolation
- \bullet Disadvantages:
	- limited in time (context switch, page fault)
	- limited in space (overflows)
	- Inflexible (static management)

Software Transactional Memory

- •Implemented as a library
- •Examples: TL2, Nebelung, RTM, DSTM
- \bullet Advantages:
	- flexible (conflict management)
	- unlimited in time and space
- • Disadvantages:
	- very slow
	- $-$ difficult t difficult to program without compiler support
	- strong isolation is very expensive

 $B2$

B2 If you have time, have souces for all of those and the HyTM ones (e.g. Nebelung (Iteract 2007)
BSC-CNS, 9/2/2007

Hybrid Transactional Memory

- • Attempts to compensate the disadvantages of both HTM and STM
- •**HTM**
	- –virtualizes HTM in time and space
	- examples: HyTM, VTM, PTM
- STM
	- –accelerates the slow and frequent STM operations in hardware
	- examples: HASTM, RHTM, SigTM

Versioning and Conflict resolution

- \bullet Conflicts happen if
	- – One transaction (attemps to) reads a data item while anotherone tries to write to the item
	- At least two transactions L At least two transactions (attempt to) write a data item
- If conflict is detected one of the transactions could be aborted

51

BSC- Microsoft Research

Centre

- \bullet Basic implementation requirements
	- –Data versioning
	- –Conflict detection & resolution

Versioning

- • Manage uncommited(new) and commited(old) versions of data for concurrent transactions
	- 1.Eager (undo-log based)
		- •Update memory location directly; maintain undo info in a log
		- +Faster commit, direct reads (SW)
		- –Slower aborts, no fault tolerance, weak atomicity (SW)
	- 2.Lazy (write-buffer based)
		- •Buffer writes until commit; update memory location on commit
		- +Faster abort, fault tolerance, strong atomicity (SW)
		- –Slower commits, indirect reads (SW)

Conflict Detection and Resolution

- • Detect and handle conflicts between transaction
	- Read-Write and (often) Write-Write conflicts
	- For detection, a transactions tracks its read-set and write-set
- 1. Eager detection
	- •Check for conflicts during loads or stores
		- HW: check through coherence lookups
		- SW: checks through locks and/or version numbers
	- •Use contention manager to decide to stall or abort
		- Various priority policies to handle common case fast
- 2.Lazy detection
	- •Detect conflicts when a transaction attempts to commit
		- HW: write-set of committing transaction compared to read-set of others
			- –Committing transaction succeeds; others may abort
		- SW: validate write-set and read-set using locks and version numbers

Readset / Writeset

- \bullet Readset: The set of all the distict memory locations readby a transaction
- \bullet Writeset: The set of all the distinct memory locationswritten by a transaction

