

DA RESTITUIRE INSIEME AGLI ELABORATI e A TUTTI I FOGLI
 → NON USARE FOGLI NON TIMBRATI
 → ANDARE IN BAGNO PRIMA DELL'INIZIO DELLA PROVA
 → NO FOGLI PERSONALI, NO TELEFONI, SMARTPHONE/WATCH, ETC

COGNOME _____

NOME _____

NOTA: dovrà essere consegnato l'elaborato dell'es.1 come file <COGNOME>.s e quelli dell'es. 4 come files <COGNOME>.v e <COGNOME>.png

1) [11/30] Trovare il codice assembly RISC-V corrispondente al seguente micro-benchmark (utilizzando solo e unicamente istruzioni dalla tabella sottostante), rispettando le convenzioni di uso dei registri dell'assembly (riportate qua sotto, per riferimento).

```
int A[4][4]={1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16};
int B[4][4]={16,15,14,13,12,11,10,9,8,7,6,5,4,3,2,1};
int C[4][4];
```

Nota: 'int' è un intero a 64 bit.

```
void matrix_multiply(int A[][4],int B[][4],int C[][4],int N) {
    for (int i = 0; i < N; i++) {
        for (int j = 0; j < N; j++) {
            C[i][j] = 0;
            for (int k = 0; k < N; k++)
                C[i][j] += A[i][k] * B[k][j];
        }
    }
}
```

```
void print_matrix(int matrix[][4],int N) {
    for (int i = 0; i < N; i++) {
        for (int j = 0; j < N; j++)
            printf("%d ", matrix[i][j]);
        printf("\n");
    }
}

int main() {
    matrix_multiply(A, B, C, 4);
    print_matrix(C, 4);
    exit(0);
}
```

RISCV Instructions (RV64IMFD)

v230703

Instruction coding (hexadecimal)			Instruction	Example	Register operation	Meaning (** instructions available only in RV64, i.e. 64-bit case)
funct7/imm	funct3	opcode				
00	0	33/3b	add	add/addw x5,x6,x7	x5 ← x6 + x7	Add two operands; exception possible (addw**)
20	0	33/3b	subtract	sub/subw x5,x6,x7	x5 ← x6 - x7	Subtracts two operands; exception possible (subw**)
imm	0	13/1b	add immediate	addi/addiw x5,x6,100	x5 ← x6 + 100	Add a constant; exception possible (addiw**)
01	0	33/3b	multiply	mul/mulw x5,x6,x7	x5 ← x6 * x7	(signed/word) Lower 64 bits of 128-bits product (mulw**)
01	1	33	multiply high	mulh x5,x6,x7	x5 ← x6 * x7	Higher 64bits of 128-bits product
01	4	33/3b	division	div/divw x5,x6,x7	x5 ← x6/x7	(signed/word) division (divw**)
01	6	33/3b	remainder	rem/remw x5,x6,x7	x5 ← x6 % x7	Remainder of the division (remw**)
00	2/3	33	set on less than	slt/sltu x5,x6,x7	if (x6 < x7) x5 ← 1; else x5 ← 0	signed compare x6 and x7 (less than)
imm	2/3	13	set on less than immediate	slti/sltiu x5,x6,100	if (x6 < 100) x5 ← 1; else x5 ← 0	unsigned compare x6 and 100 (less than)
00	7/6/4	33	and / or / xor	and/or/xor x5,x6,x7	x5 ← x6&x7 / x6 x7 / x6^x7	Logical AND/OR/XOR register operand
imm	7/6/4	13	and / or / xor immediate	andi/ori/xori x5,x6,100	x5 ← x6&100 / x6 100 / x6^100	Logical AND/OR/XOR constant operand
0	1	33/3b	shift left logical	sll/sllw x5,x6,x7	x5 ← x6 << x7	Shift left by register (sllw**)
imm	1	13/1b	shift left logical immediate	slli/slliw x5,x6,10	x5 ← x6 << 10	Shift left by the immediate value (slliw**)
0	5	33/3b	shift right logical	srl/srlw x5,x6,x7	x5 ← x6 >> x7	Shift right by register (srlw**)
imm	5	13/1b	shift right logical immediate	srli/srliw x5,x6,10	x5 ← x6 >> 10	Shift left by immediate value (srliw**)
20	5	33/3b	shift right arithmetic	sra/sraw x5,x6,x7	x5 ← x6 >> x7 (arith.)	Shift right by register (sign is preserved) (sraw**)
imm	5	13/1b	shift right arithmetic immediate	sraiw/sraiw x5,x6,10	x5 ← x6 >> 10 (arith.)	Shift right by immediate value (sraiw**)
imm	3/2/0	03	load dword / word / byte	ld/lw/lb x5,100(x6)	x5 ← MEM[x6+100]	Data from memory to register
imm	6/4/0	03	load word / byte unsigned	lwu/lbu x5,100(x6)	x5 ← MEM[x6+100]	Data from mem. To reg.; no sign extension (lwu**)
imm	3/2	23	store dword / word / byte	sd/sw/sb x5,100(x6)	MEM[x6+100] ← x5	Data from register to memory (sw**)
imm[31:12]	-	37	load upper immediate	lui x5,0x12345	x5 ← 0x12345000	Load most significant 20 bits
PSEUDOINSTRUCTION			load address	la x5,var	x5 ← &var (PSEUDO INST.) load address of 'var' in x5	REAL INST.: lui x5,H20(&var);ori x5,L12(&var)
imm[31:12](rd=0)	-	6/63	jump/branch	j/b label	PC←PC+off (off=PC-&label) (PS.INST.)	REAL INST.: jal x0,offset/beq x0,x0,offset
imm[11:0](rs1=rs2=0)	0	6f	jump and link (offset)	jal label	x1←(PC+4);PC←offset (PS.INST.)	REAL INST.: jal x1,offset (offset=PC-&label)
imm[31:12](rd=1)	-	6f	return from procedure	ret	PC←x1 (PSEUDO INST.)	REAL INST.: jalr x0,0(x1)
imm (rd=0,rs=1)	0	67	jump and link register	jalr x1,x2(x3)	x1 ← (PC + 4); PC=x5+100	Procedure return; indirect call
imm+2	0/1	63	branch on equal / not-equal	beq/bne x5,x6,100	if (x5 ==/= x6) PC=PC+100	Equal / Not-equal test; PC relative branch
00 (rs1=0,rs2=0,rd=0)	0	73	ecall	ecall	SEPC←PC;PC←STVEC;save PLIE;PL=1;IE=0	Call OS (service number in a7); PL= privilege lev; IE=int.en.
08 (rs1=0,rs2=2,rd=0)	0	73	sret	sret	PC←SEPC;restore PL/IE	Exit supervisor mode; PL= privilege lev; IE=int.en.
PSEUDOINSTRUCTION			move	mv x5,x6	x5 ← x6 (PSEUDO INST.)	REAL INST.: add x5,x0,x6
PSEUDOINSTRUCTION			load immediate	li x5,100	x5 ← 100 (PSEUDO INST.)	REAL INST.: addi x5,x0,100
PSEUDOINSTRUCTION			no operation (nop)	nop	do nothing (PSEUDO INST.)	REAL INST.: addi x0,x0,0
(0,1) / (4,5)	0	53	floating point add/sub	fadd/fsub.{s,d} f0,f1,f2	f0←f1+f2 / f0←f1-f2	Single or double precision add / subtract
(8,9) / (c,d)	0	53	floating point multiplication/division	fmul/fdiv.{s,d} f0,f1,f2	f0←f1*f2 / f0←f1/f2	Single or double precision multiplication / division
PSEUDOINSTRUCTION			floating point move between f-regs	fmv.{s,d} f0,f1	f0←f1 (PSEUDO INST.)	REAL INST.: fsgnj.{s,d} f0,f1,f1
PSEUDOINSTRUCTION			floating point negate	fneg.{s,d} f0,f1	f0←-(f1) (PSEUDO INST.)	REAL INST.: fsgnjn.{s,d} f0,f1,f1
PSEUDOINSTRUCTION			floating point absolute value	fabs.{s,d} f0,f1	f0← f1 (PSEUDO INST.)	REAL INST.: fsgnjx.{s,d} f0,f1,f1
(50,51)	0/1/2	53	floating point compare	fle/flt/feq.{s,d} x5,f0,f1	x5 ← (f0<=f1)	Single and double; compare f0 and f1 <=, <=
(70,71) (rs2=0)	0	53	move between x (integer) and f regs	fmv.x.{s,d} x5,f0	x5 ← f0 (no conversion)	Copy (no conversion)
(78,79) (rs2=0)	0	53	move between f and x regs	fmv.{s,d}.x x5,x5	f0 ← x5 (no conversion)	Copy (no conversion)
imm	2	7	load/store floating point (32bit)	flw/fsw f0,0(x5)	f0←MEM[x5] / MEM[x5]←f0	Data from FP register to memory
imm	3	7	load/store floating point (64bit)	fld/fsd f0,0(x5)	f0←MEM[x5] / MEM[x5]←f0	Data from FP register to memory
21/20 (rs2=0)	7	53	convert to/from double from/to single	fcvt.d.s/fcvt.s.d f0,f1	f0←(double)f1 / f0←(single)f1	Type conversion
(60,61) (rs2=0)	7	53	convert to integer from (single,double)	fcvt.w.{s,d} x5,f0	x5 ← (int)f0	Type conversion
(68,69) (rs2=0)	7	53	convert to (single,double) from integer	fcvt.{s,d}.w f0,x5	f0 ← ((single,double))x5	Type conversion
(2c,2d) (rs2=0)	0	53	square root	fsqrt.{s,d} f0,f1	f0 ← square root of f1	Single or double square root
(10,11)	0/1/2	53	sign injection	fsgnj/jn/jx.{s,d} f0,f1,f2	f0←sgn(f2) f1 -sgn(f2) f1 / sgn(f2)f1	Extract the mantissa and exp. from f1 and sign from f2

Register Usage	Register	ABI Name	Usage
	x10-x11	a0-a1	arguments and results
	x9, x18-x27	s1, s2-s11	Saved
	x5-7, x28-x31	t0-t2, t3-t6	Temporaries
	x12-x17	a2-a7	Arguments

Register	ABI Name	Usage
x0	zero	The constant value 0
x8, x2	s0/fp, sp	frame pointer, stack pointer
x1, x3	ra, gp	return address, global pointer
x4	tp	thread pointer

Register	ABI Name	Usage
f10-f11	fa0-fa1	Argument and Return values
f8-f9, f18-f27	fs0-fs1, fs2-fs11	Saved registers
f0 - f7, f28-f31	ft0-ft7, ft8-ft11	Temporaries registers
f12-17	fa2-fa7	Function arguments


System calls	Service Name	Serv.No.(a7)	INPUT Arguments	OUTPUT Args
	print int	1	a0=integer to print	---
	print float	2	fa0=float to print	---
	print double	3	fa0=double to print	---
	print string	4	a0=address of ASCIIZ string to print	---
	read int	5	---	a0=integer

Service Name	Serv.No.(a7)	INPUT Arguments	OUTPUT Arguments
read float	6	---	fa0=float
read double	7	---	fa0=double
read string	8	a0=address of input buffer, a1=max chars to read	---
sbrk	9	a0=Number of bytes to be allocated	a0=pointer to allocated memory
exit	10	---	---

- 2) [4/30] Si consideri una cache di dimensione 64B e a 4 vie di tipo write-back/write-non-allocate. La dimensione del blocco e' 4 byte, il tempo di accesso alla cache e' 4 ns e la penalita' in caso di miss e' pari a 40 ns, la politica di rimpiazzamento e' LRU. Il processore effettua i seguenti accessi in cache, ad indirizzi al byte: 255, 273, 215, 219, 222, 947, 318, 449, 234, 748, 377, 319, 283, 243, 391, 144, 770, 945, 61, 194. Tali accessi sono alternativamente letture e scritture. Per la sequenza data, ricavare il tempo medio di accesso alla cache, riportare i tag contenuti in cache al termine, i bit di modifica (se presenti) e la lista dei blocchi (ovvero il loro indirizzo) via via eliminati durante il rimpiazzamento ed inoltre in corrispondenza di quale riferimento il blocco e' eliminato.


- 3) [4/30] Illustrare il procedimento di sintesi manuale secondo la tecnica di Mealy relativamente ad un Flip-Flop di tipo JK (indicazione: realizzare le tabelle delle transizioni) e stimare il numero di transistor CMOS necessari alla realizzazione di tale rete.

- 4) [11/30] Descrivere e sintetizzare l'Unità XXX che emette un byte generato in accordo alla legge di cui sotto. Il byte deve permanere all'uscita *out* di XXX per un numero di clock esattamente pari a $\text{numero_clock} = \text{byte} * 2$ e deve essere notificato (contestualmente alla presentazione del risultato in uscita) dal fatto che la variabile *go* passa da 0 ad 1 per un ciclo di clock. I byte generati soddisfano la condizione di essere numeri dispari. **Tracciare il diagramma di temporizzazione** [4/11 punti] corrispondente alla esecuzione del modulo Verilog realizzato, come verifica della correttezza dell'unità. Nota: si può svolgere l'esercizio su carta oppure con ausilio del simulatore salvando una copia dell'output (diagramma temporale) e del programma Verilog su USB-drive del docente. Modello del diagramma temporale da tracciare:



```

module testbench;
  reg reset_; initial begin reset_ = 0; #22 reset_ = 1; #600; $stop; end
  reg clock; initial clock = 0; always #5 clock <= (!clock);
  wire[7:0] COUNT = Xxx.COUNT;
  wire[7:0] BYTE = Xxx.BYTE;
  wire STAR = Xxx.STAR;
  wire go;
  wire[7:0] out;
  Xxx Xxx(go, out, clock, reset_);
endmodule
    
```



SOLUZIONE

ESERCIZIO 1

```
.data
A: .dword 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16
B: .dword 16,15,14,13,12,11,10,9,8,7,6,5,4,3,2,1
C: .space 128 # Space for a 4x4 matrix of 64-bit integers
str_space: .asciz " "
str_newline: .asciz "\n"

.text
.globl main
#-----
matrix_multiply: # a0=&A, a1=&B, a2=&C, a3=4
    li t0, 0 # i = 0
    mv t1, a0 # save a0 (used in ecalls)
mat_mult_outer_loop:
    beq t0, a3, mat_mult_done # if (i==N) break
    li t2, 0 # j = 0
mat_mult_inner_loop:
    beq t2, a3, mat_mult_outer_end #if j==N break
    slli t3, t0, 2 # t3 = i * 4 (row offset)
    add t3, t3, t2 # t3 = t3 + j (C[i][j])
    slli t3, t3, 3 # t3 = t3 * 8 (dword size)
    add t3, a2, t3 # Address of C[i][j]
    sd zero, 0(t3) # C[i][j] = 0

    li t4, 0 # k = 0
mat_mult_inner_k_loop:
    beq t4, a3, mat_mult_inner_k_end #if k==N break
    slli t5, t0, 2 # t5 = i * 4 (row offset)
    add t5, t5, t4 # t5 = t5 + k (A[i][k])
    slli t5, t5, 3 # t5 = t5 * 8 (dword size)
    add t5, t1, t5 # Address of A[i][k]
    ld t5, 0(t5) # t5 = A[i][k]

    slli t6, t4, 2 # t6 = k * 4 (row offset)
    add t6, t6, t2 # t6 = t6 + j (B[k][j])

    slli t6, t6, 3 # t6 = t6 * 8 (dword size)
    add t6, a1, t6 # Address of B[k][j]
    ld t6, 0(t6) # t6 = B[k][j]

    mul t5, t5, t6 # t5 = A[i][k] * B[k][j]

    slli a4, t0, 2 # a4 = i * 4 (row offset)
    add a4, a4, t2 # a4 = a4 + j (C[i][j])
    slli a4, a4, 3 # a4 = a4 * 8 (dword size)
    add a4, a2, a4 # Address of C[i][j]
    add a6, a6, t5 # a6 = C[i][j]
    sd a6, 0(a4) # C[i][j] = a6

    addi t4, t4, 1 # k++
    b mat_mult_inner_k_loop

mat_mult_inner_k_end:
    addi t2, t2, 1 # j++
    b mat_mult_inner_loop

mat_mult_outer_end:
    addi t0, t0, 1 # i++
    b mat_mult_outer_loop

mat_mult_done:
    ret
#-----
main:
    la a0, A
    la a1, B
    la a2, C
    li a3, 4
    call matrix_multiply
    la a0, C
    li a1, 4
    call print_matrix
    li a7, 10 # ECALL code for exit
    ecall

Run I/O
80 70 60 50
240 214 188 162
400 358 316 274
560 502 444 386
```

ESERCIZIO 2

Sia X il generico riferimento, A=associativita', B=dimensione del blocco, C=capacita' della cache. Si ricava S=C/B/A=# di set della cache=64/4/4, XM=X/B, XS=XM*S, XT=XM/S.

A=4, B=4, C=64, RP=LRU, Thit=4, Tpen=40, 20 references:

== T	X	XM	XT	XS	XB	H	[SET]:USAGE	[SET]:MODIF	[SET]:TAG
== R	255	63	15	3	3	0	[3]:3,0,0,0	[3]:0,0,0,0	[3]:15,-,-,-
== W	273	68	17	0	1	0	[0]:3,0,0,0	[0]:0,0,0,0	[0]:17,-,-,-
== R	215	53	13	1	3	0	[1]:3,0,0,0	[1]:0,0,0,0	[1]:13,-,-,-
== W	219	54	13	2	3	0	[2]:3,0,0,0	[2]:0,0,0,0	[2]:13,-,-,-
== R	222	55	13	3	2	0	[3]:2,3,0,0	[3]:0,0,0,0	[3]:15,13,-,-
== W	947	236	59	0	3	0	[0]:2,3,0,0	[0]:0,0,0,0	[0]:17,59,-,-
== R	318	79	19	3	2	0	[3]:1,2,3,0	[3]:0,0,0,0	[3]:15,13,19,-
== W	449	112	28	0	1	0	[0]:1,2,3,0	[0]:0,0,0,0	[0]:17,59,28,-
== R	234	58	14	2	2	0	[2]:2,3,0,0	[2]:0,0,0,0	[2]:13,14,-,-
== W	748	187	46	3	0	0	[3]:0,1,2,3	[3]:0,0,0,0	[3]:15,13,19,46
== R	377	94	23	2	1	0	[2]:1,2,3,0	[2]:0,0,0,0	[2]:13,14,23,-
== W	319	79	19	3	3	1	[3]:0,1,3,2	[3]:0,0,1,0	[3]:15,13,19,46
== R	283	70	17	2	3	0	[2]:0,1,2,3	[2]:0,0,0,0	[2]:13,14,23,17
== W	243	60	15	0	3	0	[0]:0,1,2,3	[0]:0,0,0,0	[0]:17,59,28,15
== R	391	97	24	1	3	0	[1]:2,3,0,0	[1]:0,0,0,0	[1]:13,24,-,-
== W	144	36	9	0	0	0	[0]:3,0,1,2	[0]:0,0,0,0	[0]:9,59,28,15
== R	770	192	48	0	2	0	[0]:2,3,0,1	[0]:0,0,0,0	[0]:9,48,28,15
== W	945	236	59	0	1	0	[0]:1,2,3,0	[0]:0,0,0,0	[0]:9,48,59,15
== R	61	15	3	3	1	0	[3]:3,0,2,1	[3]:0,0,1,0	[3]:3,13,19,46
== W	194	48	12	0	2	0	[0]:0,1,2,3	[0]:0,0,0,0	[0]:9,48,59,12

LISTA BLOCCHI USCENTI:

- (out: XM=68 XT=17 XS=0)
- (out: XM=236 XT=59 XS=0)
- (out: XM=112 XT=28 XS=0)
- (out: XM=63 XT=15 XS=3)
- (out: XM=60 XT=15 XS=0)

P1 Nmiss=19 Nhit=1 Nref=20 mrate=0.950000 AMAT=th+mrate*tpen=42

CONTENUTI dei SET al termine

ESERCIZIO 3

Sintesi del FF-JK con Mealy

• 2 stati → STAR ha 1 bit

• → a ha 1 bit, y ha 1 bit, z ha 1 bit, (x ha 2 bit)

per JK=10 l'uscita va a 1, per JK=01 l'uscita va a 0, per JK=00 il FF conserva per JK=11 il FF commuta

Tabella delle transizioni e delle uscite y/z

stato	jk	00	01	11	10
S0	00	S0/0	S0/0	S1/1	S1/1
S1	00	S1/1	S0/0	S0/0	S1/1

...ma non si può usare per separare stadi a causa della mancata bufferizzazione fra ingresso e uscita

Layout simbolico: 60 transistors (44 per D-ET + 3*NAND + 2*NOT)

SOLUZIONE

ESERCIZIO 4

Codice VERILOG:

```

module XXX(go,out, clock,reset_); //uso modello Mealy-Ritardato
input      clock, reset_;
output     go;
output [7:0] out;           //go,out fanno le veci di 'z'

reg STAR; parameter S0=0,S1=1; //STAR,COUNT,BYTE: definizione stato
reg [7:0] COUNT; //
reg [7:0] BYTE; //
reg GO; assign go=GO; //GO,OUT fanno le veci di 'OUTR'
reg [7:0] OUT; assign out=OUT; //

always @(reset_==0) begin STAR=S0; GO<=0; BYTE<=3; COUNT<=3; OUT<=0; end //RESET

always @(posedge clock or negedge reset_) if (reset_==1) #0 //evoluzione degli stati
    casex(STAR)
        S0: begin GO<=1; COUNT<=BYTE; OUT<=BYTE; BYTE<=BYTE+2; STAR<=S1; end
        S1: begin GO<=0; COUNT<=(COUNT-1); STAR<=(COUNT>2)?S1:S0; end
    endcase

endmodule

```

Diagramma temporale:

